Physical design engineers who create chips at the 45-nm node and beyond face a difficult task. The time-tested flows used at previous nodes are no longer viable to maintain productivity at today’s ...