This paper presents a new hardware/software partitioning methodology for SoCs. Target architecture is composed of a RISC host and one or more configurable microprocessors. First, a system is ...
Results that may be inaccessible to you are currently showing.
Hide inaccessible results
Feedback