SAN MATEO, Calif. — Making good on its promise to offer a unified transaction-level to gate-level verification platform, Cadence Design Systems Inc. has released its Incisive verification platform.
The Incisive verification platform from Cadence includes three simulation-environment family members. The core product, a single-kernel, multilanguage simulator, accepts designs in Verilog, VHDL, ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results