The data objects in VHDL and Verilog form expression operands. Knowing the operand differences between the two HDLs helps you write more efficient chip-design code. Expressions consist of operators ...

operand is one of the following: constant is a number or a quoted character string (or other special notation) that indicates a fixed value. Constants are also called literals. Constants are described ...